Skip to content

Issues: sylefeb/Silice

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

63 Open 138 Closed
63 Open 138 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Enhancement of declaration of and usage of always assignments
#269 opened Apr 15, 2024 by rob-ng15
1
$$ directives in board file Verilog are not ignored in code disabled by preprocessor test or /* */ enhancement New feature or request
#268 opened Apr 13, 2024 by FPGAEveryday
@sylefeb
1
Enhancement of declaration of bram/brom/simple_dualport_bram/dualport_bram enhancement New feature or request
#267 opened Apr 8, 2024 by rob-ng15
@sylefeb
uart_tx and uart_rx seem to have wrong direction in the Verilog framework file for the ECPIX5-Board
#254 opened Aug 19, 2023 by at91rm9200
1
Error initialising bram not brom
#251 opened May 12, 2023 by rob-ng15
@sylefeb
Unused states that remain and cycles that could be avoided
#248 opened Mar 11, 2023 by sylefeb
35
Empty FSM states could be optimized
#247 opened Mar 11, 2023 by suarezvictor
7
Many boards share a common set of features, yet each board has its own define discussion
#246 opened Mar 5, 2023 by sylefeb
2
pipeline sync feature
#241 opened Feb 12, 2023 by sylefeb
@sylefeb
Combinational loops may be wrongly detected when passing entire groups as parameters enhancement New feature or request
#237 opened Nov 5, 2022 by sylefeb
@sylefeb
Recursive algorithm support?
#233 opened Sep 12, 2022 by ColonelPhantom
2
Export / import enhancement New feature or request
#227 opened Jul 20, 2022 by sylefeb
@sylefeb
Update compilation scripts enhancement New feature or request
#220 opened May 16, 2022 by sylefeb
Able to read and use inputs to algorithms, but not pass same to other algorithms enhancement New feature or request
#202 opened Dec 20, 2021 by rob-ng15
@sylefeb
Algorithm inputs not allowed as circuit outputs enhancement New feature or request
#201 opened Dec 4, 2021 by rob-ng15
@sylefeb
Special case of autorun algorithms with a single while (1) loop enhancement New feature or request
#184 opened Sep 16, 2021 by sylefeb
@sylefeb
Allow passing synthesis custom options on Makefile command line enhancement New feature or request
#182 opened Sep 16, 2021 by sylefeb
Allowing always_before and always_after blocks inline discussion
#181 opened Sep 14, 2021 by sylefeb
@sylefeb
(Hopefully Constructive) Feedback on Silice
#178 opened Sep 11, 2021 by tommythorn
5
hdmi.ice and subcomponents lead to unstable display bug Something isn't working
#170 opened Aug 20, 2021 by rob-ng15
4
Issue error on clearly incorrect trackers enhancement New feature or request
#168 opened Aug 4, 2021 by sylefeb
@sylefeb
Cleanup and reorganize projects/common enhancement New feature or request
#165 opened Jul 19, 2021 by sylefeb
Reset Type (Sync and Async)
#163 opened Jul 17, 2021 by LightCannon
1
widthof improvement request enhancement New feature or request
#150 opened Jun 21, 2021 by rob-ng15
@sylefeb
2
Reset signal is pruned from algorithm with no FSM but designer may still want it enhancement New feature or request
#147 opened Jun 18, 2021 by sylefeb
ProTip! no:milestone will show everything without a milestone.