Skip to content
View juliusbaxter's full-sized avatar
61 followers · 1 following

Achievements

Achievement: Pull Sharkx2Achievement: YOLOAchievement: QuickdrawAchievement: Arctic Code Vault Contributor

Achievements

Achievement: Pull Sharkx2Achievement: YOLOAchievement: QuickdrawAchievement: Arctic Code Vault Contributor

Organizations

@openrisc

Block or report juliusbaxter

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

3 stars written in SystemVerilog
Clear filter

syntacore / scr1

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

SystemVerilog 904 284 Updated Nov 15, 2024

chipsalliance / Cores-VeeR-EH1

VeeR EH1 core

SystemVerilog 864 228 Updated May 29, 2023

chipsalliance / Cores-VeeR-EL2

VeeR EL2 Core

SystemVerilog 268 81 Updated Mar 18, 2025
3 stars written in SystemVerilog