Skip to content

A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.

License

Notifications You must be signed in to change notification settings

StefanSchippers/xschem

Folders and files

NameName
Last commit message
Last commit date
May 6, 2023
Feb 14, 2025
Mar 12, 2025
Jan 10, 2025
Mar 26, 2025
Jan 24, 2025
Mar 4, 2025
Feb 10, 2025
Sep 12, 2021
Jan 16, 2023
Dec 16, 2024
Aug 8, 2020
Jul 27, 2021
Jan 5, 2025
Nov 13, 2024
Jul 27, 2021
Oct 7, 2020
Sep 26, 2021
Nov 13, 2024
Aug 8, 2020

Repository files navigation

xschem

A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.

Manual and instructions

About

A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.

Resources

License

Stars

Watchers

Forks

Packages

No packages published